CLAIMS

1	1. A data storage device, comprising:
2	a plurality of word lines;
3	a plurality of bit lines;
4	a plurality of cross points formed by the word lines and the bit lines;
5	a plurality of memory cells, each of the memory cells being located at a
6	different one of the cross points; and
7	a first bit line comprising a distributed series diode along a length of the bit
8	line such that each of the associated memory cells located along the first bit line is
9	coupled between the distributed series diode and an associated word line.
1	2. The data storage device of claim 1, wherein the distributed series diode
2	comprises a metal layer, a semi-conductor layer, and a material layer disposed
3	between the metal layer and the semi-conductor layer.
1	3. The data storage device of claim 1, wherein each of the bit lines
2	comprises a distributed series diode.
1	4. The data storage device of claim 1, wherein the distributed series diode
2	has a defined lateral resistance per unit length, thereby allowing a first group of
3	memory elements to be selectively isolated from remaining memory elements along
4	the first bit line.
1	5. The data storage device of claim 4, wherein the first group of memory
2	elements further comprises a selected memory element and the selected memory
3	element is disposed between the first bit line and a first word line.

- 14 -

HP Docket No.:10017408-1

1	6. The data storage device of claim 1, further comprising a plurality of
2	read circuits, wherein each read circuit is coupled to at least one bit line and is
3	configured to sense current flow through a selected memory element.

- 7. The data storage device of claim 6, wherein each read circuit comprises a differential amplifier.
- 1 8. The data storage device of claim 7, wherein the differential amplifier is 2 a current mode differential amplifier.
- 1 9. The data storage device of claim 8, wherein the differential amplifier is 2 operable to compare current flowing through the selected memory element with 3 current flowing through at least one reference memory element.
 - 10. The data storage device of claim 8, further comprising multiple comparator circuits, each comparator circuit coupled to an associated read circuit and operable to convert an analog differential sense voltage to a digital output read signal.
 - 11. The data storage device of claim 1, further comprising an equipotential generator coupled to the word lines and the bit lines and operable to set voltage levels in the data storage device to prevent parasitic currents from flowing through unselected memory cells.
- 1 12. The data storage device of claim 11, wherein the equipotential 2 generator is configured to apply a potential to the first bit line, the potential relating to 3 feedback from unselected word lines.
- 1 13. The data storage device of claim 12, wherein unselected word lines in 2 a selected group of word lines are connected together to set an averaged feedback 3 voltage that is approximately equal to an applied array voltage.

- 15 -

1

2

3

1

2

3

4

1	14. The data storage device of claim 13, wherein the equipotential
2	generator is operable to establish equipotential isolation of a selected word line based
3	upon feedback from one or more unselected word lines.
1	15. A method for forming a data storage device, comprising:
2	forming a plurality of word lines in a first plane;
3	forming a plurality of memory elements on the plurality of word lines; and
4	forming a plurality of bit lines, each bit line being a distributed series diode,
5	the plurality of bit lines being disposed in a second plane that is substantially parallel
6	to the first plane, thereby forming a plurality of cross-points with the plurality of word
7	lines;
8	wherein each memory element is disposed at one of the cross points.
1	
1	16. The method of claim 15, wherein forming a distributed series diode
2	further comprises:
3	forming a semi-conductor layer;
4	forming a material layer; and
5	forming a metal layer.
1	17. The method of claim 15, further comprising forming multiple read
2	circuits, each read circuit being coupled to at least one bit line and operable to sense
3	current flow through a selected memory cell.
1	18. The method of claim 17, wherein each read circuit comprises a
2	differential amplifier.
1	19. The method of claim 18, wherein the differential amplifier is operable
2	to compare current flowing through a selected memory cell with current flowing
3	through at least one reference cell.
1	20. The method of claim 19, further comprising forming an equipotential
2	generator coupled to the word lines and the bit lines and operable to set voltage levels
3	in the memory device to prevent parasitic currents from flowing through unselected
4	memory cells.

- 16 -

1	21. A data storage device, comprising:
2	a plurality of word lines;
3	a plurality of bit lines;
4	a plurality of cross points formed by the word lines and the bit lines;
5	a plurality of memory cells, each of the memory cells being located at a
6	different one of the cross points; and
7	a first bit line comprising a distributed series diode with a metal layer, a semi-
8	conductor layer, and a material layer disposed between the metal layer and the semi-
9	conductor layer, the distributed series diode extending along an entire length of the bit
10	line such that each of the associated memory cells located along the first bit line is

1 22. The data storage device of claim 21, wherein each of the bit lines 2 comprises a distributed series diode.

coupled between the distributed series diode and an associated word line.

11

1 23. The data storage device of claim 22, wherein the distributed series 2 diode isolates a first group of memory elements from other memory elements along 3 the first bit line.

- 17 -

1	24. A method for forming a data storage device, comprising:
2	forming a plurality of word lines;
3	forming a plurality of memory elements on the plurality of word lines;
4	forming at least one distributed series diode; and
5	forming a plurality of cross-points with a plurality of word lines;
6	wherein each memory element is disposed at one of the cross points and the at
7	least one distributed series diode is adjacent to one of the plurality of bit lines.
1	25. The method of claim 24, wherein forming a distributed series diode
2	further comprises:
3	forming a semi-conductor layer;
4	forming a material layer; and
5	forming a metal layer.
1	26. The method of claim 24, wherein forming a distributed series diode

2